

PATENT

PG 21a

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Kazuo Kobayashi Group Art Unit: Not Yet Assigned

Serial No.: Unknown Examiner: Not Yet Assigned


Filed: November 6, 2001

Title: Display Driver Apparatus, And Electro-Optical Device And Electronic Equipment Using The Same

CERTIFICATE OF MAILING

I hereby certify that this correspondence, and the documents attached hereto, are being deposited with the United States Postal Service as First Class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231 on this date.

Date: December 6, 2001


Virginia Silva

REQUEST FOR FILING DATE DUE TO U.S. POSTAL SERVICE
INTERRUPTION

BOX FILING DATE

Assistant Commissioner for Patents
Washington, D.C. 20231


Sir:

Applicant requests, in accordance with the USPTO Notice published in the Official Gazette on October 9, 2001, that the Utility Application Under 37 C.F.R. § 1.53(b) including six (6) sheets of Formal Drawings, a copy of which is enclosed, be accorded a filing date of November 6, 2001. Copies of the transmittal letter, PTO Data Entry Cover Sheet, Submission of Priority Document transmittal and return postcard, deposited along with the application, are also enclosed.

In support of this request, applicant submits herewith a Statement of Virginia Silva and Exhibits A and B.

The Commissioner is hereby authorized to charge any fees associated with this request to Deposit Account No.: 19-2746.

Respectfully submitted,



Michael T. Gabrik
Registration No. 32,896

Please address all correspondence to:
Epson Research and Development, Inc.
Intellectual Property Department
150 River Oaks Parkway, Suite 225
San Jose, CA 95134
Phone: (408) 952-6000
Fax: (408) 954-9058
Customer No. 20178
Date: December 6, 2001

P6121a

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor:	Kazuo Kobayashi	Group Art Unit:	Not Yet Assigned
Serial No.:	Unknown	Examiner:	Not Yet Assigned
Filed:	November 6, 2001		
Title:	Display Driver Apparatus, And Electro-Optical Device And Electronic Equipment Using The Same		

CERTIFICATE OF MAILING

I hereby certify that this correspondence, and the documents attached hereto, are being deposited with the United States Postal Service as First Class, mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231 on this date.

Date: December 6, 2001

Virginia Silva

STATEMENT IN SUPPORT OF REQUEST FOR FILING DATE DUE TO U.S. POSTAL SERVICE INTERRUPTION

BOX FILING DATE

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

I, Virginia Silva, state the following:

On November 6, 2001, I deposited the Utility Application Under 37 C.F.R. §1.53(b) including six (6) sheets of Formal Drawings, application transmittal letter, PTO Data Entry Cover Sheet, Submission of Priority Document transmittal, certified copy of Japanese application No.: 2000-344852(P) and return postcard, with the U.S. Postal Service located at Bayside, 2731 Junction Avenue, San Jose, California 95134 in an Express Mail envelope with Express Mail Mailing Label Number EL700476669US. This deposit was accepted and given a "Date In" of November 6, 2001 (Exhibit A). Copies of the Utility Application, six (6) sheets of Formal Drawings, application transmittal letter, PTO Data Entry Cover Sheet, Submission of Priority Document transmittal and return postcard are submitted with this request.

On December 4, 2001, I requested a delivery record from the United States Postal Service (USPS) regarding Express Mail number EL700476669US. In response, the USPS indicated that they were unable to locate any delivery information in their records regarding this Express Mail number. Documents showing my request and the USPS response are attached as Exhibit B.

Respectfully submitted,

Virginia Silva

Please address all correspondence to:
Epson Research and Development, Inc.
Intellectual Property Department
150 River Oaks Parkway, Suite 225
San Jose, CA 95134
Phone: (408) 952-6000
Customer No. 20178
Date: December 6, 2001

**POST OFFICE
TO ADDRESSEE**



UNITED STATES POSTAL SERVICE™

ORIGIN (POSTAL USE ONLY)

PO ZIP Code	Delivery Date	Day of Delivery	Flat Rate Envelope
95164	11/06/01	<input type="checkbox"/> Next Day <input checked="" type="checkbox"/> Second Day	<input type="checkbox"/>
Date In	Time In	Postage	\$ 16.75
Mo. Day Year	AM PM	12 Noon 3 PM	\$ 16.75
Time In	AM PM	1st Day 2nd Day 3rd Day	Return Receipt Fee \$ 1.50
Weight lbs.	Int'l Alpha Country Code	COD Fee	Insurance Fee
No Delivery Weekend Holiday	Acceptance Clerk Initials	Total Postage & Fees \$ 17.75	

CUSTOMER USE ONLY

METHOD OF PAYMENT: **X951590**

Express Mail Corporate Acct. No.: **1000300809323**

Federal Agency Acct. No. or Postal Service Acct. No.: **1000300809323**

Customer Signature: **John Doe**

WAIVER OF SIGNATURE (Domestic Only): Additional merchandise insurance is void if waiver of signature is requested. I wish delivery to be made without obtaining signature of addressee or addressee's agent (if delivery employee judges that article can be left in secure location) and I authorize that delivery employee's signature constitutes valid proof of delivery.

NO DELIVERY: Weekend Holiday **11/06/01**

Customer Signature: **John Doe**

FROM: (PLEASE PRINT) **EPSON RESEARCH & DEVELOPMENT**

PHONE **(408) 721-2121**

150 RIVER OAKS PKWY SAN JOSE CA 95134-1915
P6121a

TO: (PLEASE PRINT) **BOX: PATENT APPLICATION ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON DC 20231-9996**

PRESS HARD.

You are making 3 copies.

FOR PICKUP OR TRACKING CALL 1-800-222-1811

www.usps.gov



Bayside Sta Post Office
San Jose, California
951349998

11/06/2001 (800)275-8777 04:46:27 PM

Sales Receipt			
Product Description	Sale Qty	Unit Price	Final Price
WASHINGTON DC 20231			\$16.25
Express Mail PO-ADD			
Serial Number	EL700476669US		
2nd day 3PM /Normal			
Delivery			
Return Receipt			\$1.50
Paid by account:			\$17.75
EMCA account number:	951590		
Total:			\$0.00
Paid by:			
Bill#:	1000300809323		
Clerk:	10		

Thank you for your business

COMPLETE THIS SECTION ON DELIVERY	
A. Received by (Please Print Clearly)	B. Date of Delivery
C. Signature X	
<input type="checkbox"/> Agent <input type="checkbox"/> Addressee	
D. Is delivery address different from item 1? <input type="checkbox"/> Yes If YES, enter delivery address below: <input type="checkbox"/> No	
3. Service Type	
<input checked="" type="checkbox"/> Express Mail <input type="checkbox"/> Return Receipt for Merchandise <input type="checkbox"/> Certified Mail <input type="checkbox"/> Registered Mail <input type="checkbox"/> Insured Mail <input type="checkbox"/> C.O.D.	
4. Restricted Delivery? (Extra Fee) <input type="checkbox"/> Yes	

SENDER: COMPLETE THIS SECTION	
<ul style="list-style-type: none"> ■ Complete items 1, 2, and 3. Also complete item 4 if Restricted Delivery is desired. ■ Print your name and address on the reverse so that we can return the card to you. ■ Attach this card to the back of the mailpiece, or on the front if space permits. 	
1. Article Addressed to:	
<p>Box Patent Application Assistant Commissioner for Patents Washington, D.C. 20231</p>	

Customer Copy

Label 11-F

July 1997

102595-00-M-0952

Domestic Return Receipt

PS Form 3811, July 1998

EL700476669US

EXHIBIT A



Date: 12/04/2001

Fax Transmission To: VIRGINIA SILVA
Fax Number: 408-954-9058

Dear VIRGINIA SILVA:

In response to your request dated 12/04/2001, we regret to inform you that we were unable to locate any delivery information in our records regarding your item number EL700476669US.

If you require additional assistance, please take this receipt to your local Post Office or postal representative.

Sincerely,

United States Postal Service

EXHIBIT

B

**USPS.COM**

[Home](#) | [Sign In](#) | [Find ZIP Codes](#) | [Calculate Postage](#) | [Change Address](#) | [Locate Post Offices](#) | [Track/Confirm](#)

[Introduction](#)[Ship](#)[Rates](#)[Supplies](#)[Web Tools](#)[Track & Confirm](#)[Delivery Confirmation™](#)[Signature Confirmation™](#)[Keyword/Search](#)

► Shipping center *Track & Confirm*



**Request Delivery Record
for**

EL70 0476 669U S

Track & Confirm

Enter number from shipping
receipt in the field below:

You Entered:

First Name: Virginia

Last Name: Silva

Fax: 4089549058

Your request will be
processed within 2 hours.
Thank you for choosing the
United States Postal Service.

[site map](#) | [contact us](#) | [FAQs](#) | [search](#) | [keywords](#)

Copyright © 1999-2001 USPS. all rights reserved. [Terms of Use](#) [Privacy Commitment](#)



POSTAL INSPECTORS
Preserving the Trust



[Home](#) | [Sign In](#) | [Find ZIP Codes](#) | [Calculate Postage](#) | [Change Address](#) | [Locate Post Offices](#) | [Track/Confirm](#)

[Introduction](#)

[Ship](#)

[Rates](#)

[Supplies](#)

[Web Tools](#)

»[Track & Confirm](#)

[Delivery Confirmation™](#)

[Signature Confirmation™](#)

[Keyword/Search](#)

► Shipping center *Track & Confirm*



Delivery Status

You entered EL70 0476 669U S

Your item was accepted at 4:44 pm on November 06, 2001 in SAN JOSE, CA 95134. No further information is available for this item.

Track & Confirm

Enter number from shipping receipt in the field below:



POSTAL INSPECTORS
Preserving the Trust

[site map](#) | [contact us](#) | [FAQs](#) | [search](#) | [keywords](#)

Copyright © 1999-2001 USPS. all rights reserved. [Terms of Use](#) [Privacy Commitment](#)

Express Mail Label No.
EL700476669US

Docket No.: P6121a

Type of Paper: Utility Application Under Applicant: Kazuo Kobayashi
37 C.F.R. § 1.53(b)

For: Display Driver Apparatus, And Electro-Optical Device And Electronic Equipment
- Using The Same

Date: 11/6/01 Atty: MTG Epson Research and Development, Inc.

Transmittal Letter with \$740.00 fee by Deposit Account No. 19-2746

13 Pgs. of Spec. 3 Pgs. of Claims 1 Pg. of Abstract 6 Shts of Formal Dwgs.

- Preliminary Amendment Declaration & Power of Attorney
- Certified Copy of Priority Documents
- Information Disclosure Stmt. PTO-1449 Related Art Copies
- Assignment to Seiko Epson Corporation/Epson Research and Development, Inc.
- PTO-1595 with authorization to Charge \$0 fee by Deposit Account No. 19-2746
- PTO Data Entry Cover Sheet

INVENTOR INFORMATION

Inventor One Given Name:: Kazuo
Family Name:: Kobayashi
Postal Address Line One:: 3-5, Owa 3-chome
City:: Suwa-shi
State or Province:: Nagano-ken
Country:: Japan
Postal or Zip Code:: 392-8502
Citizenship Country:: Japan

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 20178
Telephone:: (408) 952-6000
Fax:: (408) 954-9058
E-Mail:: ipd@erd.epson.com

APPLICATION INFORMATION

Title Line One:: Display Driver Apparatus, And
Title Line Two:: Electro-Optical Device And
Title Line Three:: Electronic Equipment Using
Title Line Four:: The Same
Total Drawing Sheets:: 6
Formal Drawings?:: Yes
Application Type:: Utility
Docket Number:: P6121a
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 20178

PRIOR FOREIGN APPLICATION

Foreign Application One:: 2000-344852 (P)
Filing Date:: November 13, 2000

Country:: Japan
Priority Claimed:: Yes

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE


01/08/02

CERTIFICATION UNDER 37 C.F.R. 1.10

"Express Mail" Mailing Label Number:
Date of Deposit:

EL700476669US
November 6, 2001

I hereby certify that this application transmittal and accompanying patent application are being deposited with the United States Postal Service on this date in an envelope as "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231.



Virginia Silva
Virginia Silva

APPLICATION TRANSMITTAL

Box Patent Application

Assistant Commissioner for Patents
Washington, DC 20231

Inventor(s): Kazuo Kobayashi

For: **DISPLAY DRIVER APPARATUS, AND ELECTRO-OPTICAL DEVICE AND ELECTRONIC EQUIPMENT USING THE SAME**

Prior Application No. , filed . The entire disclosure of the prior application, from which a copy or the oath or declaration is supplied is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

Enclosed are the following items:

- A. Postcard
- B. Patent Application Data Entry Format
- C. Other (specify)
 Form PTO 1595
- Certified copies of the priority documents have been filed in the parent of this continuing application. The parent application, filed , was assigned Serial No.
- Amend the specification by inserting before the first line, the sentence: -- This is a **Continuation** of pending prior application Serial No. filed on which is a continuation of Serial No. filed on which is now abandoned the contents of which are incorporated herein by reference.—
- The benefit of priority under 35 USC 119 is hereby claimed from the following foreign application(s):
Japanese Application Serial No. 2000-344852(P), filed November 13, 2000
Japanese Application Serial No. , filed
Japanese Application Serial No. , filed
Japanese Application Serial No. , filed
- Cancel in this application original claims ____ of the prior application before calculating the filing fee. (At least one original independent claim is retained for filing.)
- Applicant(s) presently intend(s) to file additional papers in this case after receiving an official Filing Receipt. Should the Examiner take this case up for action before receiving such papers, it is respectfully requested that the Examiner contact the attorneys for the applicant(s) at the telephone number shown below.

A petition, fee and response has been filed, or a conditional petition is now being filed, in the prior application to extend the term of the pending prior application. Enclosed is a petition for extension of time in the prior application.

CLAIMS AS FILED (OTHER THAN SMALL ENTITY)

CLAIMS	(1) For	(2) Number Filed	(3) Number Extra	(4) Rate	(5) Calculations
	Total Claims (37 CFR 1.16(c))	11 - 20 =	0	x \$18 =	\$0
Independent Claims (37 CFR 1.16(b))	2 - 3 =	0	x \$84 =	\$0	
Multiple Dependent Claims (if applicable) (37 CFR 1.16(d))			+ \$280=	\$0	
			Provisional Application Filing Fee = 160 (37 CFR 1.16(k))	\$0	
			Basic Fee = (37 CFR 1.16(a))	\$740.00	
			TOTAL =	\$740.00	

Applicant(s) believe(s) that no extension of time is required. However, this conditional petition is being made to provide for the possibility that applicant has inadvertently overlooked the need for a petition for extension of time.

The Commissioner is hereby authorized to charge and credit Deposit Account No. 19-2746 as described below:

- Charge the total filing fee of \$740.00.
- Charge any additional filing fees as required under 37 C.F.R. 1.16 and 1.17.
- Credit any overpayment.

Please address all correspondence in connection with this application to:

**Intellectual Property Department
Epson Research and Development, Inc.
150 River Oaks Parkway, Suite 225
San Jose, CA 95134
Customer No. 20178**

PATENT & TRADEMARK OFFICE



20178

Michael T. Gabrik

Michael T. Gabrik
Registration No.: 32,896
Telephone: (408) 952-6000
FAX: (408) 954-9058

Date: November 6, 2001.


IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATION UNDER 37 C.F.R. 1.10

"Express Mail" Mailing Label Number:
Date of Deposit:

EL700476669US
November 6, 2001

I hereby certify that this application transmittal and accompanying patent application are being deposited with the United States Postal Service on this date in an envelope as "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231.


Virginia Silva

APPLICATION TRANSMITTAL

Box Patent Application

Assistant Commissioner for Patents
Washington, DC 20231

Inventor(s): Kazuo Kobayashi

For: **DISPLAY DRIVER APPARATUS, AND ELECTRO-OPTICAL DEVICE AND ELECTRONIC EQUIPMENT USING THE SAME**

Prior Application No. , filed . The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

Enclosed are the following items:

- A. Postcard
- B. Patent Application Data Entry Format
- C. Other (specify)
 - Form PTO 1595

Certified copies of the priority documents have been filed in the parent of this continuing application. The parent application, filed , was assigned Serial No.

Amend the specification by inserting before the first line, the sentence: -- This is a *Continuation* of pending prior application Serial No. filed on which is a continuation of Serial No. filed on which is now abandoned the contents of which are incorporated herein by reference.—

The benefit of priority under 35 USC 119 is hereby claimed from the following foreign application(s):
Japanese Application Serial No. 2000-344852(P), filed November 13, 2000
Japanese Application Serial No. , filed
Japanese Application Serial No. , filed
Japanese Application Serial No. , filed

Cancel in this application original claims _____ of the prior application before calculating the filing fee. (At least one original independent claim is retained for filing.)

Applicant(s) presently intend(s) to file additional papers in this case after receiving an official Filing Receipt. Should the Examiner take this case up for action before receiving such papers, it is respectfully requested that the Examiner contact the attorneys for the applicant(s) at the telephone number shown below.

A petition, fee and response has been filed, or a conditional petition is now being filed, in the prior application to extend the term of the pending prior application. Enclosed is a petition for extension of time in the prior application.

CLAIMS AS FILED (OTHER THAN SMALL ENTITY)

CLAIMS	(1) For	(2) Number Filed	(3) Number Extra	(4) Rate	(5) Calculations
	Total Claims (37 CFR 1.16(c))	11 - 20 =	0	x \$18 =	\$0
	Independent Claims (37 CFR 1.16(b))	2 - 3 =	0	x \$84 =	\$0
	Multiple Dependent Claims (if applicable) (37 CFR 1.16(d))			+ \$280 =	\$0
			Provisional Application Filing Fee = 160 (37 CFR 1.16(k))		\$0
			Basic Fee = (37 CFR 1.16(a))		\$740.00
				TOTAL =	\$740.00

Applicant(s) believe(s) that no extension of time is required. However, this conditional petition is being made to provide for the possibility that applicant has inadvertently overlooked the need for a petition for extension of time.

The Commissioner is hereby authorized to charge and credit Deposit Account No. 19-2746 as described below:

- Charge the total filing fee of \$740.00.
- Charge any additional filing fees as required under 37 C.F.R. 1.16 and 1.17.
- Credit any overpayment.

Please address all correspondence in connection with this application to:

**Intellectual Property Department
Epson Research and Development, Inc.
150 River Oaks Parkway, Suite 225
San Jose, CA 95134
Customer No. 20178**

PATENT & TRADEMARK OFFICE



20178

Michael T. Gabrik

Michael T. Gabrik
Registration No.: 32,896
Telephone: (408) 952-6000
FAX: (408) 954-9058

Date: November 6, 2001

P6121a

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE


Inventor: Kazuo Kobayashi Group Art Unit: Not Yet Assigned
Serial No.: Not Yet Assigned Examiner: Not Yet Assigned
Filed: Herewith
Title: DISPLAY DRIVER APPARATUS, AND ELECTRO-OPTICAL DEVICE AND
ELECTRONIC EQUIPMENT USING THE SAME

CERTIFICATION UNDER 37 CFR 1.10

"Express Mail" Mailing Label Number: EL700476669US

I hereby certify that this submission and the document referred to as enclosed therein are being deposited with the United States Postal Service in an envelope as "Express Mail Post Office to Addressee" under 37 CFR 1.10 on the date indicated below and is addressed to Assistant Commissioner for Patents, Washington, D.C. 20231"

Dated: November 6, 2001


Virginia Silva

SUBMISSION OF PRIORITY DOCUMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:


Enclosed is the certified copy of the Japanese patent application listed below. The claim of priority under 35 USC §119 in the above-identified application is based on this Japanese patent application.

Japanese Patent Application

Number Date Filed

2000-344852(P) November 13, 2000

Respectfully submitted,


Michael T. Gabrik
Attorney for Applicant
Registration No. 32,896

Please address all correspondence to:
Epson Research and Development, Inc.
Intellectual Property Department
150 River Oaks Parkway, Suite 225
San Jose, CA 95134
Customer No. 20178
Phone: (408) 952-6000
Fax: (408) 954-9058

Date: November 6, 2001

P6121a

APPLICATION

FOR

UNITED STATES LETTERS PATENT

Be it known that I, Kazuo Kobayashi, a citizen of Japan, of 3-5 Owa 3-chome, Suwa-shi, Nagano-ken, 392-8502 Japan, c/o Seiko Epson Corporation, have invented new and useful improvements in:

**DISPLAY DRIVER APPARATUS, AND ELECTRO-OPTICAL DEVICE AND
ELECTRONIC EQUIPMENT USING THE SAME**


of which the following is the specification.

CERTIFICATION UNDER 37 C.F.R. 1.10

"Express Mail" Mailing Label Number: EL700476669US

Date of Deposit: November 6, 2001

I hereby certify that this patent application is being deposited with the United States Postal Service on this date in an envelope as "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, DC 20231.


Virginia Silva

DISPLAY DRIVER APPARATUS, AND ELECTRO-OPTICAL DEVICE AND ELECTRONIC EQUIPMENT USING THE SAME

Inventor: Kazuo Kobayashi

5

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a display driver apparatus, and an electro-optical device and an electronic equipment using the same.

Description of the Related Art

10 In recent years, display driver apparatuses have been implemented in hand-held telephones, hand-held data terminals and gaming apparatuses to perform screen display control. However, because the required display gradient between and among such devices varies, depending the purpose or application of use, different display driver apparatuses having different gradient displays are individually manufactured for a particular purpose and application. Less expensive 15 display drivers are incorporated into lower priced devices. Others are employed to provide lower power consumption. Still others offer higher image quality.

Thus, in recent years, different types of display driver apparatuses with different specifications regarding the number of gradients and display capacity have 20 been required in order to meet end users' requirements or to accommodate sales strategies of electronic equipment manufacturers. As a result, parts management has become complex, because different parts may have to be prepared for each of the display driver apparatuses with different specifications. There are additional complications as well. For example, when a circuit needs to be implemented to 25 reduce power consumption of a display driver apparatus, the design and manufacturing processes have to be revised for individual display driver apparatuses of different gradients.

OBJECTS OF THE INVENTION

Therefore, it is an object of the present invention to provide a display driver 30 apparatus with increased general applicability, in which the number of display gradients available can be selectively changed.

It is a further object of this invention to provide an electro-optical device and electronic device that employs such an improved display driver apparatus.

SUMMARY OF THE INVENTION

In accordance with one aspect of the present invention, a display driver apparatus for driving a display is provided. The display comprises a plurality of pixels, each of which is located at a respective one of a plurality of intersections formed by one of a plurality of common electrodes and one of a plurality of segment electrodes, wherein an orientation state of electro-optical material of each pixel is controlled by a voltage applied to it. The display driver apparatus comprises a common electrode drive device that supplies a scanning signal for simultaneously selecting L common electrodes, where L is a natural number and $L \geq 2$; a segment electrode drive device that supplies a data signal to each of the plurality of segment electrodes; a storage medium from which N-bit display data are simultaneously read out for each of the plurality of segment electrodes; and a decoder having a plurality of sub-decoders and that divides the N-bit display data simultaneously read out from the storage medium into (N/L) -bit data units, decodes the (N/L) -bit data units, and outputs a voltage to be applied to each of the segment electrodes. In accordance with the invention, in a first mode, the N-bit display data provides 2^A display gradients for each of L pixels on each of the segment electrodes, where $A = (N/L) \geq 2$, and an output voltage is output from a selected one of the sub-decoders in each of A divided periods of one horizontal scanning period, and in a second mode, the N-bit display data provides 2^B display gradients for each of $n \times L$ pixels on each of the segment electrodes, where $1 \leq B = A/n$ and $n \geq 2$, and an output voltage is output from a selected one of the sub-decoders every n horizontal scanning periods.

In the manner described above, by selecting between the first mode and the second mode, each of the pixels can be driven to display 2^A gradients or 2^B gradients. The apparatus is able to be switched from one mode to the other. Preferably, a display driver apparatus is capable of being switched between a two-gradient display mode and a four-gradient display mode.

The display driver apparatus may include a terminal that selects one of the first mode and the second mode. Depending on the state of connection to the terminal, the display driver apparatus can be operated in one of the first mode and the second mode.

Instead of the above, an interface circuit for inputting display data from an external source may be provided, such that a mode selection signal for selecting one of the first mode and the second mode is input through the interface circuit. By doing so, one display driver apparatus can be operated by selectively switching to the first mode or the second mode based on the mode selection signal.

Also, the display driver apparatus in accordance with the present invention has a variety of applications, and as such, may be embodied in any of a variety of electro-optical devices or electronic devices.

In accordance with another aspect of the invention, a method for driving a display is provided. The display comprises a plurality of pixels, each of which is located at a respective one of a plurality of intersections formed between one of a plurality of common electrodes and one of a plurality of segment electrodes, wherein an orientation state of an electro-optical material of each pixel is controlled by a voltage applied to it. The display driving method comprising the steps of a common electrode drive device that supplies a scanning signal for simultaneously selecting L common electrodes, where L is a natural number and $L \geq 2$; supplying a data signal to each of the plurality of segment electrodes; simultaneously reading N-bit display data for each of the plurality of segment electrodes; and dividing each read N-bit display data into (N/L) -bit units, decoding the (N/L) -bit data units, and output a voltage to be applied to each of the segment electrodes. In a first mode, the N-bit display data provides 2^A display gradients for each of L pixels on each of the segment electrodes, where $A = (N/L) \geq 2$, and an output voltage is output in each of A divided periods of one horizontal scanning period, and in a second mode, the N-bit display data provides 2^B display gradients for each of $n \times L$ pixels on each of the segment electrodes, where $1 \leq B = A/n$ and $n \geq 2$, and an output voltage is output every n horizontal scanning periods.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a functional block diagram showing the general structure of a liquid crystal device having a display driver apparatus mounted therein in accordance with an embodiment of the present invention.

Fig. 2(a) shows a timing chart to describe an operation in a 4-gradient display mode, and Fig. 2(b) shows a timing chart to describe an operation in a 2-gradient display mode.

Fig. 3 is a schematic illustration of a liquid crystal panel showing an operation of a display driver apparatus in accordance with the present embodiment.

Fig. 4 is a schematic illustration depicting a display memory space of the liquid crystal panel shown in Fig. 3.

Fig. 5 is a schematic illustration depicting a state in which 2-bit pixel data for a 4-gradient display mode is stored in a memory address space of the display data RAM shown in Fig. 1.

Fig. 6 is a schematic illustration depicting a state in which 1-bit pixel data for a 2-gradient display mode is stored in a memory address space of the display data RAM shown in Fig. 1.

Fig. 7 shows a signal generation circuit in accordance with an embodiment of
5 the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention are described below in detail with reference to the accompanying drawings.

Display Driver Apparatus

10 A display driver apparatus 10 shown in Fig. 1, which is formed from an IC chip, has components for driving a liquid crystal device (LCD), such as, a common drive circuit 20, a segment drive circuit 22, a decoder 24, a display data latch circuit 26, a display data RAM 30, an input/output (I/O) buffer circuit 32, a page address circuit 34, a column address circuit 36, an LCD display address circuit 38, a display timing generation circuit 40, an oscillation circuit 42, an MPU interface circuit 50 and an input/output buffer 52.

20 The MPU interface circuit 50 has multiple input terminals for inputting various signals from an external MPU 70. The input terminals provided include a chip select terminal, a data recognition terminal, a data bus latch terminal, a data taking terminal, a reset terminal and a parallel-serial input switching terminal.

25 A signal that determines as to whether the display driver apparatus 10 is in an active state is supplied to the chip select terminal. A signal that recognizes as to whether data supplied from the MPU 70 is command data or display data is supplied to the data recognition terminal. When a signal is supplied to the data bus latch terminal, a data bus 60 is latched, and a data signal is output to the data bus 60. When a signal is supplied to the data taking terminal, a data signal on the data bus 60 is taken into the display driver apparatus. When a signal is supplied to the reset terminal, a default value is set. A signal that switches either of a parallel input or a serial input is input in the input switching terminal.

30 The input/output buffer 52 is provided with input/output terminals (for example, terminals D0 ~ D7 for N = 8 bits). Command data and display data that are processed by the external MPU 70 are supplied to the display driver apparatus 10 through the input/output terminals D0 ~ D7. It is noted that the bit number N is not limited to one byte (8 bits); N includes other bit numbers as well. For example, 35 N may be one word (16 bits) or one long word (32 bits).

One example of an operation of the display driver apparatus 10 caused by a variety of signals supplied to the MPU interface 50 is described below.

When a signal "0" is input in the data recognition terminal, command data is input in the input/output buffer 52. The command data is supplied to the 5 input/output buffer 52 as serial data. Further, after the serial data for $N = 8$ bits is latched at the input/output buffer 52, it is converted to parallel data and supplied to a command decoder 44. Similarly, when a signal "1" is input in the data recognition terminal, display data is input in the input/output buffer 52. The display data is also supplied to the input/output buffer 52 as serial data. Further, after the serial 10 data for 8 bits is latched at the input/output buffer 52, it is converted to parallel data and output in parallel to the data bus 60. The command data that is decoded by the command decoder 44 is used as an operation command for the display timing generation circuit 40, and also used for an address designation respectively by the page address circuit 34 and the column address circuit 36 connected to the display 15 data RAM 30.

It is noted that the page address circuit 34 and the column address circuit 36 perform an address control when the display data RAM 30 is accessed from the external MPU 70.

Meanwhile, the parallel display data ($N = 8$ bits data) that are latched on the 20 data bus 60 are written, via the I/O buffer circuit 32 of the display data RAM 30, in corresponding respective memory cells in the display data RAM 30 according to the page and column addresses designated by the command.

A clock signal CL, a polarity inversion signal FR and a gradient control signal GCP are supplied to the display timing generation circuit 40. The clock signal CL 25 may be generated by the display timing generation circuit 40 based on an output from the oscillation circuit 42 and the gradient control signal GCP. The display timing generation circuit 40 generates various timing signals that are required for display driving by the liquid crystal panel.

Here, the clock signal CL is a signal that becomes a display clock for the 30 liquid crystal panel. The polarity inversion signal FR is a signal that changes the polarity of a voltage that is applied to each of the pixels on the liquid crystal panel at specified time intervals. The gradient control signal GCP is a signal that controls the level of intensity, darkness or brightness (i.e., the gradient) of the display.

It is noted that Fig. 3 schematically shows a structure of a liquid crystal 35 panel. Common electrodes $Y_1 \sim Y_i$ (where i is a natural number) that are driven by the common drive circuit 20, and segment electrodes $X_1 \sim X_j$ (where j is a natural

number) that are driven by the segment drive circuit 22 are disposed in the liquid crystal panel 200. Also, pixels are formed at locations corresponding to intersections thereof.

5 The display data RAM 30 includes a total of $i \times j$ memory elements (memory cells), whose memory address spaces correspond to the display address spaces of the liquid crystal panel 200. It is noted that, in accordance with the present embodiment, an SRAM (static random access memory) is used as a memory cell. However, a memory apparatus such as a DRAM (dynamic random access memory) may also be used.

10 Display Space of the Liquid Crystal Display Panel and Address Space of RAM

The display driver apparatus 10 of the present embodiment drives the liquid crystal panel 200 by an MLS (multi-line selection) method. The MLS driving method is a driving method in which L (where $L \geq 2$) common electrodes ($L = 4$ in the present embodiment) are simultaneously selected. In a conventional successive line drive method, there is only one selection period in one frame period. As a result, the time interval between one selection period and the next selection period becomes a relatively long single frame period, such that the light transmittance ratio in the liquid crystal decreases with a passage of time, and hence the contrast decreases. On the other hand, using the MLS driving method, L common electrodes 15 are simultaneously driven, such that L selection periods can be provided in one frame period. As a result, the time interval between one selection period and the next selection period is shorter, such that the deterioration of the light transmittance ratio in the liquid crystal is suppressed, and therefore the contrast improves.

20 Fig. 4 shows a display address space of the liquid crystal panel 200 that has, for example, 160×120 pixels. Display addresses A1 ~ A160 correspond to 160 pixels on the common electrode Y1, and the other lines of display addresses 25 respectively correspond to 160 pixels on each of the other common electrodes.

In the MLS driving method in which, for example, four lines are 30 simultaneously selected. In the present embodiment, common electrodes Y1 ~ Y4 (collectively identified by K1) are simultaneously selected in a first selection period, and common electrodes Y5 ~ Y8 (collectively identified by K2) are simultaneously selected in a second selection period, as shown in Fig. 4. The process continues, with the next group of four common electrodes being selected at each successive 35 selection period. After the common electrodes Y117 ~ Y120 are selected, the operation returns to again select the first group of common electrodes Y1 ~ Y4, and

the same operations are repeated three times more during one frame period. It is noted that the number of common electrodes L that are simultaneously selected is not restricted to 4, but may be varied depending on the application or the results desired. The grouping of common electrodes, and the order of selecting the groups
5 can be modified in a variety of ways as well.

Fig. 5 and Fig. 6 respectively show different embodiments of a memory address space of the display data RAM 30 in the liquid crystal panel 200 that has the display address space shown in Fig. 4. Fig. 5 and Fig. 6 indicate that display data for displays having different numbers of display gradients can be stored in the
10 same memory address space.

Fig. 5 shows a memory address space of the display data RAM 30 when each of the pixels of the liquid crystal panel 200 is driven in four gradients (with 2-bit display data for each pixel). In this case, the display data that corresponds to a particular display address, e.g., A1, shown in Fig. 4 is 2-bit display data (an upper
15 and lower bit, e.g., a1 - 1 and a1 - 2) in Fig. 5. Each bit (a1 - 1 ~ d160 - 2) on the first line in the memory address space in Fig. 5 is one of a 2-bit pair (a combination of an upper and a lower bit) of the display data. Each 2-bit pair on that line corresponds to 2-bit data of a respective one of the display addresses on the first four lines in Fig. 4. Accordingly, the display data (a1 - 1 ~ d160 - 2) on the first
20 word line in the memory address space in Fig. 5 is used only during the first selection period, as indicated by K1 in the display address space shown in Fig. 4. In other words, when N-bit data that is supplied from the MPU is used for 2^A gradient display for each of L pixels respectively located at intersections between each segment electrode and L common electrodes that are simultaneously selected, a
25 relation $A = N/L$ is established. In the present embodiment, for 8-bit data ($N = 8$), 4-gradients ($2^A = 2^{8/4} = 4$) are used for each of the four pixels respectively located at intersections between each segment electrode and the 4 common electrodes that are simultaneously selected.

Fig. 6 shows a memory address space of the display data RAM 30 when each of the pixels of the liquid crystal panel 200 is driven in two gradients (with 1-bit display data for each pixel). In this case, the display data that corresponds to a particular display address, e.g., A1, shown in Fig. 4 is 1-bit display data, e.g., a1, in Fig. 6. Each bit of the display data (a1 ~ h160) on the first line in the memory address space in Fig. 6 corresponds to 1-bit data of a respective one of the display addresses on the first eight lines in Fig. 4. Accordingly, the display data (a1 ~ h160) on the first word line in the memory address space in Fig. 6 is used during both of the first and second selection periods, as indicated by K1 and K2 in the display
35

address space shown in Fig. 4. In other words, when N-bit data that is supplied from the MPU is used for 2^B gradient display for each of $n \times L$ pixels respectively located at intersections between each segment electrode and $n \times L$ common electrodes, a relation $B = A/n$ is established. In the present embodiment, for 8-bit data ($N = 8$) 2-gradients ($2^B = 2^{2/2} = 2$) are used for each of the eight pixels respectively located at intersections between each segment electrode and the 8 common electrodes that are simultaneously selected.

Among the display data stored in the display data RAM 30, data from memory cells corresponding to the four or eight simultaneously selected common electrodes in the liquid crystal panel 200 are successively read out to the display data latch circuit 26 based on the control by the LCD display address circuit 38. The reading operation can be performed, for example, based on the gradient control signal GCP. The display data latch circuit 26 includes a latch element 26A that latches the simultaneously read out 8-bit data, as shown in Fig. 5 and Fig. 6. The latched display data is then supplied to the decoder 24 based on the clock signal CL that originates from the display timing generation circuit 40. As shown in Fig. 5 and Fig. 6, the decoder 24 includes a first sub-decoder 24A that decodes 4 bits of the 8-bit display data that is latched by the latch element 26A, and a second sub-decoder 24B that decodes the other 4 bits of the latched display data. The display data that is decoded by the decoder 24 is converted by the segment drive circuit 22 to a voltage level required to drive the liquid crystal panel, and that voltage is, in turn, supplied to the segment electrodes $X_1 \sim X_j$. In connection with this operation, groups common electrodes (e.g., 4 or 8 per group) are successively selected by the common drive circuit 20.

25 Operation in 4-Gradient Display Mode

In accordance with the present embodiment, the display driver apparatus 10 performs an MLS driving method in which a plurality of common electrodes are selected and driven in each horizontal scanning period (one selection period) based on the supplied display data and a variety of signals.

30 In the liquid crystal device driven based on the MLS driving method, one horizontal scanning period (1 H) is divided in accordance with the bit number of the display data, such that a plurality of periods are created. For example, when a $2^A = 4$ -gradient display is employed, all the gradients can be displayed with 2-bit display data. In this instance, one horizontal scanning period (1 H) is divided into two periods ($A = 2$). When $A = 3$ bits, 8 gradients can be displayed, and one horizontal scanning period is divided into three periods ($A = 3$). The time duration of each of

the divided periods may be adjusted (weighted) to achieve a more detailed gradient adjustment.

In an MLS driving method for a liquid crystal device in which four common electrodes are simultaneously selected, a display mode of a display driver apparatus 5 that is capable of a 4-gradient display is switched such that it is used as a display driver apparatus that is capable of a 2-gradient display. This operation is described below with reference to a timing chart in Fig. 2.

Fig. 2(a) shows a timing chart of the display driver apparatus that performs the 4-gradient display before the display mode is switched. In this instance, each 10 pixel is represented by 2-bit display data, in accordance with Fig. 5. In other words, 8-bit display data ($a_1 - 1 \sim d_1 - 2$) for four pixels, each 2-bit pair representing display data for a respective one of the pixels, are supplied from MPU 70 to the respective eight memory cells at a page address [0] and a column address [0] disposed in the display data RAM 30.

15 The display data for one word line stored in the display data RAM 30 is read out to the display data latch circuit 26 in accordance with a data reading signal at time t_0 , and decoded by the decoder 24. It is noted that the timings at which the data reading signal and the gradient control signal GCP are supplied to the liquid crystal device are both set at time t_0 . However, they can be set at mutually 20 different timings.

When the 4-gradient display control is performed, one horizontal scanning period (1 H), which is the period between successive falling edges of the clock signal CL (i.e., between time t_1 and time t_2), is divided by the gradient control signal GCP to produce two periods P1 and P2, where, for example, $P_1/P_2 = 2$. Here, P1 25 represents the period of $t_1 \sim t_a$, and P2 represents the period of $t_a \sim t_2$. During the P1 period, an upper bit in the display data for each of the four pixels (data $a_1 - 1$, $b_1 - 1$, $c_1 - 1$ and $d_1 - 1$ respectively corresponding to the pixels A1, B1, C1 and D1) used, for example, as a gradation value, is decoded by an MLS operation performed 30 by the first sub-decoder 24A, and a driving potential corresponding to the decoded value is output. Similarly, during the P2 period, a lower bit in the display data for each of the four pixels (data $a_1 - 2$, $b_1 - 2$, $c_1 - 2$ and $d_1 - 2$ respectively corresponding to the pixels A1, B1, C1 and D1) also used, for example, as a gradation value, is decoded by an MLS operation performed by the second sub-decoder 24B, and a driving potential corresponding to the decoded value is output. 35 In this manner, the MLS operations are performed for the upper bits and the lower bits of the display data within one horizontal scanning period (1 H) to generate the driving potentials, and the segment drive circuit 22 selects and supplies a driving

potential based thereon. As a result, the effective voltage value that is applied to each of the pixels is controlled, such that a gradient display drive is achieved. For example, in the case of a gradient output "3", an on-voltage is applied during each of the P1 and P2 periods. Conversely, in the case of a gradient output "0", an on-voltage is not applied during each of the P1 and P2 periods. It is noted that, in a normally-white liquid crystal panel, black is recognized in the case of a gradient output "3".

In this manner, voltages that represent specified ones of the gradient outputs "0" ~ "3" are applied to the pixels corresponding to the four common electrodes in the liquid crystal panel.

It is noted that, in this embodiment, one horizontal scanning period is weighted at a ratio of 2:1 by the gradient control signal GCP. However, the ratio can be appropriately adjusted according to the gradient display condition of the display, for example, a liquid crystal panel.

15 Operation in 2-Gradient Display Mode

Fig. 2(b) shows a timing chart of the display driver apparatus that performs the 2-gradient display after the display mode is switched. In this instance, each pixel is represented by 1-bit display data, in accordance with Fig. 6. In other words, 8-bit display data (a1 ~ h1) for each eight pixels are supplied from MPU 70 to the respective eight memory cells at a page address [0] and a column address [0] disposed in the display data RAM 30. It is noted that, even in this 2-gradient display mode, display data having eight bits, which is the same bit number as that in the case of the 4-gradient display mode, are successively supplied to the display data RAM 30.

25 At time t0, an address is designated by the LCD display address circuit 38, whereby display data (a1 ~ h160) on the first word line shown in Fig. 6 is read out from the display data RAM 30, and latched on the display data latch circuit 26.

Each of the display data for 2-gradient display is formed from one bit. Based on a read signal at time t0, data corresponding to two horizontal scanning periods (for driving eight lines) of the liquid crystal panel 200 are latched on the display data latch circuit 26, and decoded by the decoder 24. Then, based on a clock signal CL, gradient potentials based on outputs of the decoder 24 are output at t1 from the segment drive circuit 22 during the first selection period. Here, display data a1 ~ d160, corresponding to the common electrodes Y1 ~ Y4 that are simultaneously selected during the first selection period, are decoded by the first sub-decoder 24A of the decoder 24. During the first selection period, based on the decoded values from

the first sub-decoder 24A, gradient potentials are output from the segment drive circuit 22.

At the next output timing t11 of the clock signal CL, the first selection period is completed, and a second selection period begins. Accordingly, in the 2-gradient display mode, the length of one horizontal scanning period (one selection period) is half of that in the 4-gradient display mode.

Based on the clock signal CL, gradient potentials based on outputs of the decoder 24 are output at t11 from the segment drive circuit 22 during the second selection period. Here, display data e1 ~ h160 corresponding to the common electrodes Y5 ~ Y8 that are simultaneously selected during the second selection period are decoded by the second sub-decoder 24B of the decoder 24. During the second selection period, based on the decoded values from the second sub-decoder 24B, gradient potentials are output from the segment drive circuit 22.

It is noted that, when the display mode is switched to display two gradients with one bit, one horizontal scanning period (1 H) does not need to be divided by a gradient control signal GCP. Therefore, a gradient control signal GCP need not be supplied.

During the third selection period and each selection period thereafter, a similar operation is conducted each time display data are read in the display data latch circuit 26.

It is noted that, in the 2-gradient display mode, the display data required for one frame is reduced by half compared to that in the 4-gradient display mode, and therefore display data for two frames can be stored in the display data RAM 30.

Also, in the present embodiment, a display driver apparatus 10 that displays a maximum of four gradients is used for displaying two gradients. However, such a display apparatus may also be used to achieve other gradient displays consistent with the invention.

Generation of Timing Signals Corresponding to the Number of Gradations

Fig. 7 shows a signal generation circuit 100 that generates or modifies a variety of timing signals that are used for the 4- and 2-gradient display modes. In the embodiment described above, the signal generation circuit 100 is provided, for example, in the display timing generation circuit 40 to modify a variety of signals.

The signal generation circuit 100 is formed from a divider 106, and switch elements 102 and 104. In the 4-gradient display mode, a signal OSC (having the same frequency as that of the clock signal CL shown in Fig. 2(a)) from the

oscillation circuit 42 is supplied to a node A2 through the switch element 102 to generate a clock signal CL. Also, the gradient control signal GCP that determines the gradient control position within one horizontal scanning period is generated, in the 4-gradient display mode, at a timing when one horizontal scanning period 1H is divided into a ratio of, for example, 2:1, as shown in Fig. 2(a). The gradient control signal GCP is supplied as is to a node A1 through the switch element 104. Accordingly, in the 4-gradient display mode, signals at the nodes A1 and A2 may be used as a gradient control signal GCP and a clock signal CL, respectively.

In the 2-gradient display mode, both of the switch elements 102 and 104 are switched by a signal ϕ to states that are different from those of the 4-gradient display mode. The switch 104 selects a grounding potential, and therefore the gradient control signal GCP from the node A1 is not generated, as shown in Fig. 2(b). It is noted that, in the 2-gradient display mode, the gradient control signal GCP can be used as a timing signal for reading data from the display data RAM 30, in a similar manner as in the 4-gradient display mode. On the other hand, the signal OSC from the oscillation circuit 42 is input to the divider 106, and a clock signal CL shown in Fig. 2(b) is generated. The clock signal CL is output as is to the node A2 through the switch element 102.

A signal generation circuit 100 structured in this manner is able to modify various signals, such that the gradient switching control of this invention can readily be performed.

Employing the operational techniques in the manner described above, a single display driver apparatus having improved general applicability is achieved. Such an apparatus is able to more use the memory space in the display data RAM provided in the display driver apparatus in different ways to achieve different effects. As a result, a greater variety of display data can be stored in the display data RAM, such that the apparatus can be controlled, for example, to more smoothly perform a scroll display on the liquid crystal panel.

It is noted that the gradient display mode switching can be realized in the following ways. One way is to provide a mode switching terminal as an internal terminal or an external terminal of the display driver apparatus 10. When the switching terminal is provided as an internal terminal, the IC manufacturer can determine a connection state to the switching terminal during the process of manufacturing the IC to select one of the modes. When the switching terminal is provided as an external terminal, the liquid crystal device manufacturer can determine a connection state to the external switching terminal of the display driver apparatus 10 to select one of the modes. Another way is to externally input a

mode selection signal to select one of the modes through an interface that externally inputs data such as the MPU interface circuit 50 or the input/output buffer 52. By doing so, multiple gradient display modes on one display panel can be selectively achieved.

5 While the invention has been described in conjunction with specific embodiments, many further alternatives, modifications, variations and applications will be apparent to those skilled in the art that in light of the foregoing description. For example, the display driver apparatus in accordance with the present invention is not necessarily limited to one that is used for a liquid crystal display; rather, it
10 can be applied to display apparatuses of a variety of different types. Also, the present invention is applicable to a variety of electronic appliances, such as hand-held telephones, gaming apparatuses, electronic notebooks, personal computers, word processors, TVs, and car navigation apparatuses. Thus, the invention described herein is intended to embrace all such alternatives, modifications,
15 variations and applications as may fall within the spirit and scope of the appended claims.

WHAT IS CLAIMED IS:

1. A display driver apparatus for driving a display comprising a plurality of pixels, each of which is located at a respective one of a plurality of intersections formed between one of a plurality of common electrodes and one of a plurality of segment electrodes, wherein an orientation state of an electro-optical material of each pixel is controlled by a voltage applied to it, the display driver apparatus comprising:

5 a common electrode drive device that supplies a scanning signal for simultaneously selecting L common electrodes, where L is a natural number and $L \geq 2$;

10 a segment electrode drive device that supplies a data signal to each of the plurality of segment electrodes;

15 a storage medium from which N-bit display data are simultaneously read out for each of the plurality of segment electrodes; and

20 a decoder having a plurality of sub-decoders and that divides the N-bit display data simultaneously read out from the storage medium into (N/L) -bit data units, decodes the (N/L) -bit data units, and outputs a voltage to be applied to each of the segment electrodes;

wherein

25 in a first mode, the N-bit display data provides 2^A display gradients for each of L pixels on each of the segment electrodes, where $A = (N/L) \geq 2$, and an output voltage is output from a selected one of the sub-decoders in each of A divided periods of one horizontal scanning period, and

30 in a second mode, the N-bit display data provides 2^B display gradients for each of $n \times L$ pixels on each of the segment electrodes, where $1 \leq B = A/n$ and $n \geq 2$, and an output voltage is output from a selected one of the sub-decoders every n horizontal scanning periods.

2. A display driver apparatus according to claim 1, further comprising a terminal that selects one of the first mode and the second mode.
3. A display driver apparatus according to claim 1, further comprising an interface circuit for inputting the N-bit display data from an external source,
5 wherein a mode selection signal for selecting one of the first mode and the second mode is input through the interface circuit.
4. A display driver apparatus according to claim 1, wherein in the first mode the N-bit display data provides four display gradients for each of L pixels on each of the segment electrodes.
- 10 5. A display driver apparatus according to claim 4, wherein in the second mode the N-bit display data provides two display gradients for each of 2L pixels on each of the segment electrodes.
6. An electro-optical device comprising a display driver apparatus according to claim 1.
- 15 7. An electronic device comprising an electro-optical device according to claim 6.
8. A method for driving a display comprising a plurality of pixels, each of which is located at a respective one of a plurality of intersections formed between one of a plurality of common electrodes and one of a plurality of segment electrodes, wherein an orientation state of an electro-optical material of each pixel is controlled by a
20 voltage applied to it, the display driving method comprising the steps of:
 - a common electrode drive device that supplies a scanning signal for simultaneously selecting L common electrodes, where L is a natural number and L ≥ 2 ;
 - supplying a data signal to each of the plurality of segment electrodes;
- 25 simultaneously reading N-bit display data for each of the plurality of segment electrodes; and

dividing each read N-bit display data into (N/L) -bit units, decoding the (N/L) -bit data units, and output a voltage to be applied to each of the segment electrodes;

wherein

5 in a first mode, the N-bit display data provides 2^A display gradients for each of L pixels on each of the segment electrodes, where $A = (N/L) \geq 2$, and an output voltage is output in each of A divided periods of one horizontal scanning period, and

10 in a second mode, the N-bit display data provides 2^B display gradients for each of $n \times L$ pixels on each of the segment electrodes, where $1 \leq B = A/n$ and $n \geq 2$, and an output voltage is output every n horizontal scanning periods.

9. A display driving method according to claim 8, further comprising the steps of inputting the N-bit display data from an external source, and inputting a mode selection signal for selecting one of the first mode and the second mode from an external source.

10. A display driving method according to claim 8, wherein in the first mode the N-bit display data provides four display gradients for each of L pixels on each of the segment electrodes.

11. A display driving method according to claim 10, wherein in the second mode the N-bit display data provides two display gradients for each of $2L$ pixels on each of the segment electrodes.

ABSTRACT

A display driver apparatus with improved general applicability is capable of operating in any one of a plurality of gradient display modes. Such a display driver apparatus drives a liquid crystal panel by an MLS driving method in which the first 5 L (e.g., L=4) common electrodes are simultaneously selected in a first selection period and successive groups of L common electrodes are simultaneously selected in successive selection periods. 8-bit display data for each segment electrode are simultaneously read from a display data RAM, and latched on a display data latch circuit. A decoder having first and second sub-decoders decode divided upper and 10 lower four bits of the 8-bit display data, respectively. In a first mode, when the 8-bit display data stored in the display data RAM is for a four gradient display for each of four pixels on each segment electrode, a gradient potential is output based on an output from the first sub-decoder in a period P1, which is one of two divided periods of one horizontal scanning period. In the remaining period P2, a gradient potential 15 is output based on an output from the second sub-decoder. In a second mode, when the 8-bit display data stored in the display data RAM is for a two gradient display for each of eight pixels on each segment electrode, a gradient potential that is generated based on an output from the first sub-decoder is output during a first selection period. In a succeeding second selection period, a gradient potential that 20 is generated based on an output from the second sub-decoder is output.

Fig. 1




Fig. 2 (a)




Fig. 2 (b)




Fig. 3





Fig. 4



22

Fig. 5




Fig. 6




Fig. 7
Schematic diagram of the signal path from the GCP to the CL.
The circuit consists of:
1. GCP (Ground Control Panel)
2. A1 (GCP) - a junction point.
3. A2 (CL) - a junction point.
4. A (Amp) - an operational amplifier.
5. Oscillator (OSC).
6. Divider (Divide by 106).
7. Phase shifter (ϕ).
8. Frequency synthesizer (FS).
9. Attenuators (100, 104, 102).

